BlinkenArea - GitList
  • Repositories
  • Blog
  • Wiki

mips_sys

  • Code
  • Commits
  • Branches
  • Tags
  • Search
Tree: 6e87eaa5aa7166f636e8fb341e2f63c134fa6afa
    master
March 11, 2012
  • Stefan Schuermans
    improve synchonous FIFO implementation (get rid of delays between reads)

    Stefan Schuermans authored on 2012-03-11 18:59:11

    b7a31d7
  • Stefan Schuermans
    remove leftover comments

    Stefan Schuermans authored on 2012-03-11 18:44:23

    1558199
March 10, 2012
  • Stefan Schuermans
    replaced ethernet RX clock domain crossing interface with dual clock FIFO

    Stefan Schuermans authored on 2012-03-10 17:43:57

    7ea541c
  • Stefan Schuermans
    remove unneeded type definition

    Stefan Schuermans authored on 2012-03-10 11:16:40

    f08af9f
  • Stefan Schuermans
    fixed uninitialized / not resetted frame done output of ethernet TX frame processing

    Stefan Schuermans authored on 2012-03-10 10:56:08

    13632e3
  • Stefan Schuermans
    added dual clock FIFO implementation changed ethernet TX interface to use dual clock FIFO for clock domain crossing

    Stefan Schuermans authored on 2012-03-10 10:50:55

    1f34390
March 7, 2012
  • Stefan Schuermans
    send ethernet packet on center button press

    Stefan Schuermans authored on 2012-03-07 21:52:08

    e5514ed
  • Stefan Schuermans
    ethernet TX function takes const pointer

    Stefan Schuermans authored on 2012-03-07 21:19:40

    ee604bb
  • Stefan Schuermans
    adapt ethernet TX clock timing constraint to transmission of data on falling edge

    Stefan Schuermans authored on 2012-03-07 21:18:54

    de380fe
  • Stefan Schuermans
    fix CRC generation during ethernet transmission trigger CRC generator only once per byte get CRC value _after_ last byte

    Stefan Schuermans authored on 2012-03-07 21:15:53

    af62be0
  • Stefan Schuermans
    transmit data on falling edge of ethernet TX clock

    Stefan Schuermans authored on 2012-03-07 21:15:19

    e31652f
March 6, 2012
  • Stefan Schuermans
    implemented ethernet RX packet and TX clock in testbed

    Stefan Schuermans authored on 2012-03-06 20:48:33

    6f152d9
  • Stefan Schuermans
    fixed FIFO implementation

    Stefan Schuermans authored on 2012-03-06 20:47:36

    230fe3b
  • Stefan Schuermans
    more consistent DV and CRS handling

    Stefan Schuermans authored on 2012-03-06 19:08:13

    3c3bec9
  • Stefan Schuermans
    implemented ethernet TX firmware

    Stefan Schuermans authored on 2012-03-06 18:59:32

    f2b3968
March 5, 2012
  • Stefan Schuermans
    implemented ethernet TX frame generation and register interface (no firmware yet, no simulation testbed support yet, not tested yet)

    Stefan Schuermans authored on 2012-03-05 22:01:56

    14cef84
March 4, 2012
  • Stefan Schuermans
    implemented ethernet TX interface (not tested yet)

    Stefan Schuermans authored on 2012-03-04 21:38:35

    64053dc
  • Stefan Schuermans
    implemented ethernet RX busmaster -> packet reception working

    Stefan Schuermans authored on 2012-03-03 23:42:55

    c906a48
March 3, 2012
  • Stefan Schuermans
    implemented ethernet RX CRC check

    Stefan Schuermans authored on 2012-03-03 17:09:36

    e4ce80e
  • Stefan Schuermans
    implemented ethernet RX frame detection

    Stefan Schuermans authored on 2012-03-03 16:13:53

    41147d3
  • « Newer
  • Older »

© 2012 - 2025 Powered by GitList.org