MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
transmit data on falling edge of ethernet TX clock
e31652f @ 2012-03-07 21:15:19
| .. | ||
|---|---|---|
| system.vhd | implemented ethernet TX frame generation and register interface (no firmware yet, no simulation testbed support yet, not tested yet) | 2012-03-05 22:01:56 |