MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
enable optimization for size
c377c92 @ 2012-03-15 21:45:23
| .. | ||
|---|---|---|
| eth_pack.hex | implemented ethernet RX busmaster -> packet reception working | 2012-03-03 23:42:55 |
| eth_pack.nib | implemented ethernet RX busmaster -> packet reception working | 2012-03-03 23:42:55 |