MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
improve synchonous FIFO implementation (get rid of delays between reads)
b7a31d7 @ 2012-03-11 18:59:11
| .. | ||
|---|---|---|
| testbed.vhd | implemented ethernet RX packet and TX clock in testbed | 2012-03-06 20:48:33 |