MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
constraints | start of MIPS core: begin of decoder and ALU | 2012-01-23 22:06:18 |
---|---|---|
doc | MIPS ISA spec | 2012-01-24 21:41:27 |
fw | initial firmware and testbed | 2012-02-07 21:43:07 |
mips | start with PC 0 | 2012-02-09 20:43:15 |
system | initial firmware and testbed | 2012-02-07 21:43:07 |
test | initial firmware and testbed | 2012-02-07 21:43:07 |
.gitignore | initial firmware and testbed | 2012-02-07 21:43:07 |
mips_sys.xise | initial firmware and testbed | 2012-02-07 21:43:07 |