MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
added padding of ethernet packets to 60 bytes data min ARP is working now
55a4ef9 @ 2012-03-21 21:43:38
| .. | ||
|---|---|---|
| system.vhd | implemented ethernet TX frame generation and register interface (no firmware yet, no simulation testbed support yet, not tested yet) | 2012-03-05 22:01:56 |