Stefan Schuermans commited on 2013-06-29 14:09:18
Showing 1 changed files, with 362 additions and 0 deletions.
| ... | ... |
@@ -0,0 +1,362 @@ |
| 1 |
+v 20100214 2 |
|
| 2 |
+T 3600 6000 8 10 1 1 0 6 1 |
|
| 3 |
+refdes=IC? |
|
| 4 |
+T 400 6050 5 10 0 0 0 0 1 |
|
| 5 |
+device=ATMEGA32U2TQFP |
|
| 6 |
+B 400 100 3200 5800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1 |
|
| 7 |
+T 400 7050 5 10 0 0 0 0 1 |
|
| 8 |
+numslots=0 |
|
| 9 |
+T 400 6000 8 10 1 1 0 0 1 |
|
| 10 |
+value=ATMEGA32U2TQFP |
|
| 11 |
+P 100 2100 400 2100 1 0 0 |
|
| 12 |
+{
|
|
| 13 |
+T 300 2150 5 8 1 1 0 6 1 |
|
| 14 |
+pinnumber=2 |
|
| 15 |
+T 300 2050 5 8 0 1 0 8 1 |
|
| 16 |
+pinseq=2 |
|
| 17 |
+T 450 2100 9 8 1 1 0 0 1 |
|
| 18 |
+pinlabel=XTAL2 (PC0) |
|
| 19 |
+T 450 2100 5 8 0 1 0 2 1 |
|
| 20 |
+pintype=io |
|
| 21 |
+} |
|
| 22 |
+P 100 1300 400 1300 1 0 0 |
|
| 23 |
+{
|
|
| 24 |
+T 300 1350 5 8 1 1 0 6 1 |
|
| 25 |
+pinnumber=1 |
|
| 26 |
+T 300 1250 5 8 0 1 0 8 1 |
|
| 27 |
+pinseq=1 |
|
| 28 |
+T 450 1300 9 8 1 1 0 0 1 |
|
| 29 |
+pinlabel=XTAL1 |
|
| 30 |
+T 450 1300 5 8 0 1 0 2 1 |
|
| 31 |
+pintype=in |
|
| 32 |
+} |
|
| 33 |
+P 100 300 400 300 1 0 0 |
|
| 34 |
+{
|
|
| 35 |
+T 300 350 5 8 1 1 0 6 1 |
|
| 36 |
+pinnumber=3 |
|
| 37 |
+T 300 250 5 8 0 1 0 8 1 |
|
| 38 |
+pinseq=3 |
|
| 39 |
+T 450 300 9 8 1 1 0 0 1 |
|
| 40 |
+pinlabel=GND |
|
| 41 |
+T 450 300 5 8 0 1 0 2 1 |
|
| 42 |
+pintype=pwr |
|
| 43 |
+} |
|
| 44 |
+P 100 4100 400 4100 1 0 0 |
|
| 45 |
+{
|
|
| 46 |
+T 300 4150 5 8 1 1 0 6 1 |
|
| 47 |
+pinnumber=4 |
|
| 48 |
+T 300 4050 5 8 0 1 0 8 1 |
|
| 49 |
+pinseq=4 |
|
| 50 |
+T 450 4100 9 8 1 1 0 0 1 |
|
| 51 |
+pinlabel=VCC |
|
| 52 |
+T 450 4100 5 8 0 1 0 2 1 |
|
| 53 |
+pintype=pwr |
|
| 54 |
+} |
|
| 55 |
+P 3900 3500 3600 3500 1 0 0 |
|
| 56 |
+{
|
|
| 57 |
+T 3695 3545 5 8 1 1 0 0 1 |
|
| 58 |
+pinnumber=5 |
|
| 59 |
+T 3700 3450 5 8 0 1 0 2 1 |
|
| 60 |
+pinseq=5 |
|
| 61 |
+T 3545 3495 9 8 1 1 0 6 1 |
|
| 62 |
+pinlabel=PC2 (PCINT11/AIN2) |
|
| 63 |
+T 3550 3500 5 8 0 1 0 8 1 |
|
| 64 |
+pintype=io |
|
| 65 |
+} |
|
| 66 |
+P 3900 4700 3600 4700 1 0 0 |
|
| 67 |
+{
|
|
| 68 |
+T 3695 4745 5 8 1 1 0 0 1 |
|
| 69 |
+pinnumber=19 |
|
| 70 |
+T 3700 4650 5 8 0 1 0 2 1 |
|
| 71 |
+pinseq=19 |
|
| 72 |
+T 3545 4695 9 8 1 1 0 6 1 |
|
| 73 |
+pinlabel=PB5 (PCINT5) |
|
| 74 |
+T 3550 4700 5 8 0 1 0 8 1 |
|
| 75 |
+pintype=io |
|
| 76 |
+} |
|
| 77 |
+P 3900 4500 3600 4500 1 0 0 |
|
| 78 |
+{
|
|
| 79 |
+T 3695 4545 5 8 1 1 0 0 1 |
|
| 80 |
+pinnumber=20 |
|
| 81 |
+T 3700 4450 5 8 0 1 0 2 1 |
|
| 82 |
+pinseq=20 |
|
| 83 |
+T 3545 4495 9 8 1 1 0 6 1 |
|
| 84 |
+pinlabel=PB6 (PCINT6) |
|
| 85 |
+T 3550 4500 5 8 0 1 0 8 1 |
|
| 86 |
+pintype=io |
|
| 87 |
+} |
|
| 88 |
+P 3900 1700 3600 1700 1 0 0 |
|
| 89 |
+{
|
|
| 90 |
+T 3700 1750 5 8 1 1 0 0 1 |
|
| 91 |
+pinnumber=6 |
|
| 92 |
+T 3700 1650 5 8 0 1 0 2 1 |
|
| 93 |
+pinseq=6 |
|
| 94 |
+T 3550 1700 9 8 1 1 0 6 1 |
|
| 95 |
+pinlabel=PD0 (OCB0/INT0) |
|
| 96 |
+T 3550 1700 5 8 0 1 0 8 1 |
|
| 97 |
+pintype=io |
|
| 98 |
+} |
|
| 99 |
+P 3900 1500 3600 1500 1 0 0 |
|
| 100 |
+{
|
|
| 101 |
+T 3700 1550 5 8 1 1 0 0 1 |
|
| 102 |
+pinnumber=7 |
|
| 103 |
+T 3700 1450 5 8 0 1 0 2 1 |
|
| 104 |
+pinseq=7 |
|
| 105 |
+T 3550 1500 9 8 1 1 0 6 1 |
|
| 106 |
+pinlabel=PD1 (AIN0/INT1) |
|
| 107 |
+T 3550 1500 5 8 0 1 0 8 1 |
|
| 108 |
+pintype=io |
|
| 109 |
+} |
|
| 110 |
+P 3900 1300 3600 1300 1 0 0 |
|
| 111 |
+{
|
|
| 112 |
+T 3695 1345 5 8 1 1 0 0 1 |
|
| 113 |
+pinnumber=8 |
|
| 114 |
+T 3700 1250 5 8 0 1 0 2 1 |
|
| 115 |
+pinseq=8 |
|
| 116 |
+T 3545 1295 9 8 1 1 0 6 1 |
|
| 117 |
+pinlabel=PD2 (RXD1/AIN1/INT2) |
|
| 118 |
+T 3550 1300 5 8 0 1 0 8 1 |
|
| 119 |
+pintype=io |
|
| 120 |
+} |
|
| 121 |
+P 3900 3100 3600 3100 1 0 0 |
|
| 122 |
+{
|
|
| 123 |
+T 3700 3150 5 8 1 1 0 0 1 |
|
| 124 |
+pinnumber=26 |
|
| 125 |
+T 3700 3050 5 8 0 1 0 2 1 |
|
| 126 |
+pinseq=26 |
|
| 127 |
+T 3550 3100 9 8 1 1 0 6 1 |
|
| 128 |
+pinlabel=PC4 (PCINT10) |
|
| 129 |
+T 3550 3100 5 8 0 1 0 8 1 |
|
| 130 |
+pintype=io |
|
| 131 |
+} |
|
| 132 |
+P 3900 2900 3600 2900 1 0 0 |
|
| 133 |
+{
|
|
| 134 |
+T 3700 2950 5 8 1 1 0 0 1 |
|
| 135 |
+pinnumber=25 |
|
| 136 |
+T 3700 2850 5 8 0 1 0 2 1 |
|
| 137 |
+pinseq=25 |
|
| 138 |
+T 3550 2900 9 8 1 1 0 6 1 |
|
| 139 |
+pinlabel=PC5 (PCINT9/OC1B) |
|
| 140 |
+T 3550 2900 5 8 0 1 0 8 1 |
|
| 141 |
+pintype=io |
|
| 142 |
+} |
|
| 143 |
+P 3900 2700 3600 2700 1 0 0 |
|
| 144 |
+{
|
|
| 145 |
+T 3700 2750 5 8 1 1 0 0 1 |
|
| 146 |
+pinnumber=23 |
|
| 147 |
+T 3700 2650 5 8 0 1 0 2 1 |
|
| 148 |
+pinseq=23 |
|
| 149 |
+T 3550 2700 9 8 1 1 0 6 1 |
|
| 150 |
+pinlabel=PC6 (OC1A/PCINT8) |
|
| 151 |
+T 3550 2700 5 8 0 1 0 8 1 |
|
| 152 |
+pintype=io |
|
| 153 |
+} |
|
| 154 |
+P 3900 2500 3600 2500 1 0 0 |
|
| 155 |
+{
|
|
| 156 |
+T 3700 2550 5 8 1 1 0 0 1 |
|
| 157 |
+pinnumber=22 |
|
| 158 |
+T 3700 2450 5 8 0 1 0 2 1 |
|
| 159 |
+pinseq=22 |
|
| 160 |
+T 3550 2500 9 8 1 1 0 6 1 |
|
| 161 |
+pinlabel=PC7 (INT4/ICP1/CLKO) |
|
| 162 |
+T 3550 2500 5 8 0 1 0 8 1 |
|
| 163 |
+pintype=io |
|
| 164 |
+} |
|
| 165 |
+P 100 3900 400 3900 1 0 0 |
|
| 166 |
+{
|
|
| 167 |
+T 305 3945 5 8 1 1 0 6 1 |
|
| 168 |
+pinnumber=32 |
|
| 169 |
+T 300 3850 5 8 0 1 0 8 1 |
|
| 170 |
+pinseq=32 |
|
| 171 |
+T 455 3895 9 8 1 1 0 0 1 |
|
| 172 |
+pinlabel=AVCC |
|
| 173 |
+T 450 3900 5 8 0 1 0 2 1 |
|
| 174 |
+pintype=pwr |
|
| 175 |
+} |
|
| 176 |
+P 3900 1100 3600 1100 1 0 0 |
|
| 177 |
+{
|
|
| 178 |
+T 3700 1150 5 8 1 1 0 0 1 |
|
| 179 |
+pinnumber=9 |
|
| 180 |
+T 3700 1050 5 8 0 1 0 2 1 |
|
| 181 |
+pinseq=9 |
|
| 182 |
+T 3550 1100 9 8 1 1 0 6 1 |
|
| 183 |
+pinlabel=PD3 (TXD1/INT3) |
|
| 184 |
+T 3550 1100 5 8 0 1 0 8 1 |
|
| 185 |
+pintype=io |
|
| 186 |
+} |
|
| 187 |
+P 3900 900 3600 900 1 0 0 |
|
| 188 |
+{
|
|
| 189 |
+T 3700 950 5 8 1 1 0 0 1 |
|
| 190 |
+pinnumber=10 |
|
| 191 |
+T 3700 850 5 8 0 1 0 2 1 |
|
| 192 |
+pinseq=10 |
|
| 193 |
+T 3550 900 9 8 1 1 0 6 1 |
|
| 194 |
+pinlabel=PD4 (INT5/AIN3) |
|
| 195 |
+T 3550 900 5 8 0 1 0 8 1 |
|
| 196 |
+pintype=io |
|
| 197 |
+} |
|
| 198 |
+P 3900 700 3600 700 1 0 0 |
|
| 199 |
+{
|
|
| 200 |
+T 3700 750 5 8 1 1 0 0 1 |
|
| 201 |
+pinnumber=11 |
|
| 202 |
+T 3700 650 5 8 0 1 0 2 1 |
|
| 203 |
+pinseq=11 |
|
| 204 |
+T 3550 700 9 8 1 1 0 6 1 |
|
| 205 |
+pinlabel=PD5 (XCK/AIN4/PCINT12) |
|
| 206 |
+T 3550 700 5 8 0 1 0 8 1 |
|
| 207 |
+pintype=io |
|
| 208 |
+} |
|
| 209 |
+P 3900 500 3600 500 1 0 0 |
|
| 210 |
+{
|
|
| 211 |
+T 3700 550 5 8 1 1 0 0 1 |
|
| 212 |
+pinnumber=12 |
|
| 213 |
+T 3700 450 5 8 0 1 0 2 1 |
|
| 214 |
+pinseq=12 |
|
| 215 |
+T 3550 500 9 8 1 1 0 6 1 |
|
| 216 |
+pinlabel=PD6 (nRTS/AIN5/INT6) |
|
| 217 |
+T 3550 500 5 8 0 1 0 8 1 |
|
| 218 |
+pintype=io |
|
| 219 |
+} |
|
| 220 |
+P 3900 300 3600 300 1 0 0 |
|
| 221 |
+{
|
|
| 222 |
+T 3700 350 5 8 1 1 0 0 1 |
|
| 223 |
+pinnumber=13 |
|
| 224 |
+T 3700 250 5 8 0 1 0 2 1 |
|
| 225 |
+pinseq=13 |
|
| 226 |
+T 3550 300 9 8 1 1 0 6 1 |
|
| 227 |
+pinlabel=PD7 (nHWB/AIN6/T0/INT7) |
|
| 228 |
+T 3550 300 5 8 0 1 0 8 1 |
|
| 229 |
+pintype=io |
|
| 230 |
+} |
|
| 231 |
+P 100 4700 400 4700 1 0 0 |
|
| 232 |
+{
|
|
| 233 |
+T 300 4750 5 8 1 1 0 6 1 |
|
| 234 |
+pinnumber=24 |
|
| 235 |
+T 300 4650 5 8 0 1 0 8 1 |
|
| 236 |
+pinseq=24 |
|
| 237 |
+T 450 4700 9 8 1 1 0 0 1 |
|
| 238 |
+pinlabel=nRESET (PC1/DW) |
|
| 239 |
+T 450 4700 5 8 0 1 0 2 1 |
|
| 240 |
+pintype=io |
|
| 241 |
+} |
|
| 242 |
+P 3900 4300 3600 4300 1 0 0 |
|
| 243 |
+{
|
|
| 244 |
+T 3695 4345 5 8 1 1 0 0 1 |
|
| 245 |
+pinnumber=21 |
|
| 246 |
+T 3700 4250 5 8 0 1 0 2 1 |
|
| 247 |
+pinseq=21 |
|
| 248 |
+T 3545 4295 9 8 1 1 0 6 1 |
|
| 249 |
+pinlabel=PB7 (PCINT7/OC0A/OC1C) |
|
| 250 |
+T 3550 4300 5 8 0 1 0 8 1 |
|
| 251 |
+pintype=io |
|
| 252 |
+} |
|
| 253 |
+P 3900 5700 3600 5700 1 0 0 |
|
| 254 |
+{
|
|
| 255 |
+T 3695 5745 5 8 1 1 0 0 1 |
|
| 256 |
+pinnumber=14 |
|
| 257 |
+T 3700 5650 5 8 0 1 0 2 1 |
|
| 258 |
+pinseq=14 |
|
| 259 |
+T 3545 5695 9 8 1 1 0 6 1 |
|
| 260 |
+pinlabel=PB0 (nSS/PCINT0) |
|
| 261 |
+T 3550 5700 5 8 0 1 0 8 1 |
|
| 262 |
+pintype=io |
|
| 263 |
+} |
|
| 264 |
+P 3900 5500 3600 5500 1 0 0 |
|
| 265 |
+{
|
|
| 266 |
+T 3695 5545 5 8 1 1 0 0 1 |
|
| 267 |
+pinnumber=15 |
|
| 268 |
+T 3700 5450 5 8 0 1 0 2 1 |
|
| 269 |
+pinseq=15 |
|
| 270 |
+T 3545 5495 9 8 1 1 0 6 1 |
|
| 271 |
+pinlabel=PB1 (SCLK/PCINT1) |
|
| 272 |
+T 3550 5500 5 8 0 1 0 8 1 |
|
| 273 |
+pintype=io |
|
| 274 |
+} |
|
| 275 |
+P 3900 5300 3600 5300 1 0 0 |
|
| 276 |
+{
|
|
| 277 |
+T 3695 5345 5 8 1 1 0 0 1 |
|
| 278 |
+pinnumber=16 |
|
| 279 |
+T 3700 5250 5 8 0 1 0 2 1 |
|
| 280 |
+pinseq=16 |
|
| 281 |
+T 3545 5295 9 8 1 1 0 6 1 |
|
| 282 |
+pinlabel=PB2 (PDI/MOSI/PCINT2) |
|
| 283 |
+T 3550 5300 5 8 0 1 0 8 1 |
|
| 284 |
+pintype=io |
|
| 285 |
+} |
|
| 286 |
+P 3900 5100 3600 5100 1 0 0 |
|
| 287 |
+{
|
|
| 288 |
+T 3695 5145 5 8 1 1 0 0 1 |
|
| 289 |
+pinnumber=17 |
|
| 290 |
+T 3700 5050 5 8 0 1 0 2 1 |
|
| 291 |
+pinseq=17 |
|
| 292 |
+T 3545 5095 9 8 1 1 0 6 1 |
|
| 293 |
+pinlabel=PB3 (PDO/MISO/PCINT3) |
|
| 294 |
+T 3550 5100 5 8 0 1 0 8 1 |
|
| 295 |
+pintype=io |
|
| 296 |
+} |
|
| 297 |
+P 3900 4900 3600 4900 1 0 0 |
|
| 298 |
+{
|
|
| 299 |
+T 3695 4945 5 8 1 1 0 0 1 |
|
| 300 |
+pinnumber=18 |
|
| 301 |
+T 3700 4850 5 8 0 1 0 2 1 |
|
| 302 |
+pinseq=18 |
|
| 303 |
+T 3545 4895 9 8 1 1 0 6 1 |
|
| 304 |
+pinlabel=PB4 (T1/PCINT4) |
|
| 305 |
+T 3550 4900 5 8 0 1 0 8 1 |
|
| 306 |
+pintype=io |
|
| 307 |
+} |
|
| 308 |
+P 100 500 400 500 1 0 0 |
|
| 309 |
+{
|
|
| 310 |
+T 300 550 5 8 1 1 0 6 1 |
|
| 311 |
+pinnumber=28 |
|
| 312 |
+T 300 450 5 8 0 1 0 8 1 |
|
| 313 |
+pinseq=28 |
|
| 314 |
+T 450 500 9 8 1 1 0 0 1 |
|
| 315 |
+pinlabel=UGND |
|
| 316 |
+T 450 500 5 8 0 1 0 2 1 |
|
| 317 |
+pintype=pwr |
|
| 318 |
+} |
|
| 319 |
+P 100 2900 400 2900 1 0 0 |
|
| 320 |
+{
|
|
| 321 |
+T 300 2950 5 8 1 1 0 6 1 |
|
| 322 |
+pinnumber=27 |
|
| 323 |
+T 300 2850 5 8 0 1 0 8 1 |
|
| 324 |
+pinseq=27 |
|
| 325 |
+T 450 2900 9 8 1 1 0 0 1 |
|
| 326 |
+pinlabel=UCAP |
|
| 327 |
+T 450 2900 5 8 0 1 0 2 1 |
|
| 328 |
+pintype=pwr |
|
| 329 |
+} |
|
| 330 |
+P 100 3700 400 3700 1 0 0 |
|
| 331 |
+{
|
|
| 332 |
+T 305 3745 5 8 1 1 0 6 1 |
|
| 333 |
+pinnumber=31 |
|
| 334 |
+T 300 3650 5 8 0 1 0 8 1 |
|
| 335 |
+pinseq=31 |
|
| 336 |
+T 455 3695 9 8 1 1 0 0 1 |
|
| 337 |
+pinlabel=UVCC |
|
| 338 |
+T 450 3700 5 8 0 1 0 2 1 |
|
| 339 |
+pintype=pwr |
|
| 340 |
+} |
|
| 341 |
+P 100 5700 400 5700 1 0 0 |
|
| 342 |
+{
|
|
| 343 |
+T 300 5750 5 8 1 1 0 6 1 |
|
| 344 |
+pinnumber=30 |
|
| 345 |
+T 300 5650 5 8 0 1 0 8 1 |
|
| 346 |
+pinseq=30 |
|
| 347 |
+T 450 5700 9 8 1 1 0 0 1 |
|
| 348 |
+pinlabel=D- |
|
| 349 |
+T 450 5700 5 8 0 1 0 2 1 |
|
| 350 |
+pintype=io |
|
| 351 |
+} |
|
| 352 |
+P 100 5500 400 5500 1 0 0 |
|
| 353 |
+{
|
|
| 354 |
+T 300 5550 5 8 1 1 0 6 1 |
|
| 355 |
+pinnumber=29 |
|
| 356 |
+T 300 5450 5 8 0 1 0 8 1 |
|
| 357 |
+pinseq=29 |
|
| 358 |
+T 450 5500 9 8 1 1 0 0 1 |
|
| 359 |
+pinlabel=D+ |
|
| 360 |
+T 450 5500 5 8 0 1 0 2 1 |
|
| 361 |
+pintype=io |
|
| 362 |
+} |
|
| 0 | 363 |