MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
adapt ethernet TX clock timing constraint to transmission of data on falling edge
de380fe @ 2012-03-07 21:18:54
| .. | ||
|---|---|---|
| .gitignore | some links to MIPS ISA documentation | 2012-01-23 22:11:08 |
| urls | some links to MIPS ISA documentation | 2012-01-23 22:11:08 |