MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system

Stefan Schuermans Stefan Schuermans converted core to use req and grant signals to access data bus 77114e6 @ 2012-03-01 21:23:47
..
.gitignore some links to MIPS ISA documentation 2012-01-23 22:11:08
urls some links to MIPS ISA documentation 2012-01-23 22:11:08