MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
implemented ethernet RX packet and TX clock in testbed
6f152d9 @ 2012-03-06 20:48:33
| .. | ||
|---|---|---|
| .gitignore | some links to MIPS ISA documentation | 2012-01-23 22:11:08 |
| urls | some links to MIPS ISA documentation | 2012-01-23 22:11:08 |