MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system

Stefan Schuermans Stefan Schuermans changed MIPS core to use read and write ack instead of stall input 4059dff @ 2012-02-29 21:28:37
..
www some links to MIPS ISA documentation 2012-01-23 22:11:08
mips-isa.pdf MIPS ISA spec 2012-01-24 21:41:27