MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
handle padding to minimum ethernet frame size (TX) in HW
2a4b80d @ 2012-03-24 16:42:53
| .. | ||
|---|---|---|
| testbed.vhd | implemented IP + ICMP, fixed ARP (padding overwriting stack) | 2012-03-24 13:58:46 |