MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
add read_enable signal to data bus and some peripherals
22b4569 @ 2012-02-26 21:20:53
| .. | ||
|---|---|---|
| system.vhd | add read_enable signal to data bus and some peripherals | 2012-02-26 21:20:53 |