MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
implemented ethernet RX CRC check
e4ce80e @ 2012-03-03 17:09:36
| .. | ||
|---|---|---|
| system.vhd | implemented multi-master feature for data bus extended ethernet block to have busmaster signals (dummy functionality up to now) | 2012-03-01 21:24:14 |