MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
replaced ethernet RX clock domain crossing interface with dual clock FIFO
7ea541c @ 2012-03-10 17:43:57
| .. | ||
|---|---|---|
| testbed.vhd | implemented ethernet RX packet and TX clock in testbed | 2012-03-06 20:48:33 |