MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
implemented ethernet TX frame generation and register interface (no firmware yet, no simulation testbed support yet, not tested yet)
14cef84 @ 2012-03-05 22:01:56
| .. | ||
|---|---|---|
| www | some links to MIPS ISA documentation | 2012-01-23 22:11:08 |
| mips-isa.pdf | MIPS ISA spec | 2012-01-24 21:41:27 |