MIPS I system running on Xilinx Spartan-3A FPGA Starter Kit: VHDL code for processor core very similar to MIPS I and for several peripherals, C firmware to run on this system
Stefan Schuermans
fixed uninitialized / not resetted frame done output of ethernet TX frame processing
13632e3 @ 2012-03-10 10:56:08
| .. | ||
|---|---|---|
| testbed.vhd | implemented ethernet RX packet and TX clock in testbed | 2012-03-06 20:48:33 |