March 3, 2012
March 1, 2012
-
converted core to use req and grant signals to access data bus
Stefan Schuermans authored on 2012-03-01 21:23:47
February 29, 2012
-
changed MIPS core to use read and write ack instead of stall input
Stefan Schuermans authored on 2012-02-29 21:28:37
-
shortcut to switch between HW and simulation config
Stefan Schuermans authored on 2012-02-29 21:28:34
February 26, 2012
-
add read_enable signal to data bus and some peripherals
Stefan Schuermans authored on 2012-02-26 21:20:53
-
fix reading (1 cycle latency) from ethernet peripheral
Stefan Schuermans authored on 2012-02-26 18:26:02
February 21, 2012
-
removed bottleneck from data bus implementation, now meets timing even with keep_hierarchy
Stefan Schuermans authored on 2012-02-21 20:40:30
February 20, 2012
-
begin of ethernet RX implementation, so far only test interface to core, does not meet timing
Stefan Schuermans authored on 2012-02-20 21:16:03
-
increased code and data address range to 8KB
Stefan Schuermans authored on 2012-02-20 15:55:19
February 16, 2012