LED output pins
Stefan Schuermans

Stefan Schuermans commited on 2012-02-10 23:05:59
Showing 2 changed files, with 16 additions and 4 deletions.

... ...
@@ -0,0 +1,8 @@
1
+NET "pin_o_leds[7]" LOC = "W21" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
2
+NET "pin_o_leds[6]" LOC = "Y22" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
3
+NET "pin_o_leds[5]" LOC = "V20" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
4
+NET "pin_o_leds[4]" LOC = "V19" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
5
+NET "pin_o_leds[3]" LOC = "U19" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
6
+NET "pin_o_leds[2]" LOC = "U20" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
7
+NET "pin_o_leds[1]" LOC = "T19" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
8
+NET "pin_o_leds[0]" LOC = "R20" | IOSTANDARD = LVTTL | SLEW = QUIETIO | DRIVE = 4;
... ...
@@ -29,7 +29,7 @@
29 29
     </file>
30 30
     <file xil_pn:name="mips/core.vhd" xil_pn:type="FILE_VHDL">
31 31
       <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="10"/>
32
-      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
32
+      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
33 33
     </file>
34 34
     <file xil_pn:name="constraints/clk.ucf" xil_pn:type="FILE_UCF">
35 35
       <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
... ...
@@ -63,7 +63,7 @@
63 63
     </file>
64 64
     <file xil_pn:name="system/system.vhd" xil_pn:type="FILE_VHDL">
65 65
       <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="13"/>
66
-      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
66
+      <association xil_pn:name="Implementation" xil_pn:seqID="13"/>
67 67
     </file>
68 68
     <file xil_pn:name="test/testbed.vhd" xil_pn:type="FILE_VHDL">
69 69
       <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="14"/>
... ...
@@ -73,11 +73,14 @@
73 73
     </file>
74 74
     <file xil_pn:name="fw/rom.vhd" xil_pn:type="FILE_VHDL">
75 75
       <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="12"/>
76
-      <association xil_pn:name="Implementation" xil_pn:seqID="140"/>
76
+      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
77 77
     </file>
78 78
     <file xil_pn:name="io/leds.vhd" xil_pn:type="FILE_VHDL">
79 79
       <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="11"/>
80
-      <association xil_pn:name="Implementation" xil_pn:seqID="141"/>
80
+      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
81
+    </file>
82
+    <file xil_pn:name="constraints/leds.ucf" xil_pn:type="FILE_UCF">
83
+      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
81 84
     </file>
82 85
   </files>
83 86
 
... ...
@@ -391,6 +394,7 @@
391 394
   <bindings>
392 395
     <binding xil_pn:location="/e_mips_core" xil_pn:name="constraints/clk.ucf"/>
393 396
     <binding xil_pn:location="/e_mips_core" xil_pn:name="constraints/rst.ucf"/>
397
+    <binding xil_pn:location="/e_system" xil_pn:name="constraints/leds.ucf"/>
394 398
   </bindings>
395 399
 
396 400
   <libraries/>
397 401