project file update, DHCP seems to work now
Stefan Schuermans

Stefan Schuermans commited on 2012-04-05 21:59:57
Showing 2 changed files, with 18 additions and 38 deletions.

... ...
@@ -3,7 +3,7 @@
3 3
    <wave_state>
4 4
    </wave_state>
5 5
    <db_ref_list>
6
-      <db_ref path="/home/stefan/spartan3/mips_sys/e_testbed_isim_beh1.wdb" id="1" type="auto">
6
+      <db_ref path="/home/stefan/spartan3/mips_sys/e_testbed_isim_beh.wdb" id="1" type="auto">
7 7
          <top_modules>
8 8
             <top_module name="e_testbed" />
9 9
             <top_module name="io_lcd_pins" />
... ...
@@ -15,7 +15,7 @@
15 15
          </top_modules>
16 16
       </db_ref>
17 17
    </db_ref_list>
18
-   <WVObjectSize size="21" />
18
+   <WVObjectSize size="17" />
19 19
    <wvobject fp_name="/e_testbed/s_clk" type="logic" db_ref_id="1">
20 20
       <obj_property name="ElementShortName">s_clk</obj_property>
21 21
       <obj_property name="ObjectShortName">s_clk</obj_property>
... ...
@@ -69,49 +69,29 @@
69 69
       <obj_property name="ObjectShortName">i_instr_data[31:0]</obj_property>
70 70
       <obj_property name="Radix">HEXRADIX</obj_property>
71 71
    </wvobject>
72
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_start" type="array" db_ref_id="1">
73
-      <obj_property name="ElementShortName">r_rx_start[31:0]</obj_property>
74
-      <obj_property name="ObjectShortName">r_rx_start[31:0]</obj_property>
72
+   <wvobject fp_name="/e_testbed/system/core/regs/r_regs[2]" type="array" db_ref_id="1">
73
+      <obj_property name="ElementShortName">[2]</obj_property>
74
+      <obj_property name="ObjectShortName">r_regs[2]</obj_property>
75 75
       <obj_property name="Radix">HEXRADIX</obj_property>
76 76
    </wvobject>
77
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_cur" type="array" db_ref_id="1">
78
-      <obj_property name="ElementShortName">r_rx_cur[31:0]</obj_property>
79
-      <obj_property name="ObjectShortName">r_rx_cur[31:0]</obj_property>
77
+   <wvobject fp_name="/e_testbed/system/core/regs/r_regs[3]" type="array" db_ref_id="1">
78
+      <obj_property name="ElementShortName">[3]</obj_property>
79
+      <obj_property name="ObjectShortName">r_regs[3]</obj_property>
80 80
       <obj_property name="Radix">HEXRADIX</obj_property>
81 81
    </wvobject>
82
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_size" type="array" db_ref_id="1">
83
-      <obj_property name="ElementShortName">r_rx_size[31:0]</obj_property>
84
-      <obj_property name="ObjectShortName">r_rx_size[31:0]</obj_property>
82
+   <wvobject fp_name="/e_testbed/system/core/regs/r_regs[4]" type="array" db_ref_id="1">
83
+      <obj_property name="ElementShortName">[4]</obj_property>
84
+      <obj_property name="ObjectShortName">r_regs[4]</obj_property>
85 85
       <obj_property name="Radix">HEXRADIX</obj_property>
86 86
    </wvobject>
87
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_end" type="array" db_ref_id="1">
88
-      <obj_property name="ElementShortName">r_rx_end[31:0]</obj_property>
89
-      <obj_property name="ObjectShortName">r_rx_end[31:0]</obj_property>
87
+   <wvobject fp_name="/e_testbed/system/core/regs/r_regs[5]" type="array" db_ref_id="1">
88
+      <obj_property name="ElementShortName">[5]</obj_property>
89
+      <obj_property name="ObjectShortName">r_regs[5]</obj_property>
90 90
       <obj_property name="Radix">HEXRADIX</obj_property>
91 91
    </wvobject>
92
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_new_start" type="array" db_ref_id="1">
93
-      <obj_property name="ElementShortName">r_rx_new_start[31:0]</obj_property>
94
-      <obj_property name="ObjectShortName">r_rx_new_start[31:0]</obj_property>
95
-      <obj_property name="Radix">HEXRADIX</obj_property>
96
-   </wvobject>
97
-   <wvobject fp_name="/e_testbed/system/eth/r_rx_new_end" type="array" db_ref_id="1">
98
-      <obj_property name="ElementShortName">r_rx_new_end[31:0]</obj_property>
99
-      <obj_property name="ObjectShortName">r_rx_new_end[31:0]</obj_property>
100
-      <obj_property name="Radix">HEXRADIX</obj_property>
101
-   </wvobject>
102
-   <wvobject fp_name="/e_testbed/system/eth/r_tx_end" type="array" db_ref_id="1">
103
-      <obj_property name="ElementShortName">r_tx_end[31:0]</obj_property>
104
-      <obj_property name="ObjectShortName">r_tx_end[31:0]</obj_property>
105
-      <obj_property name="Radix">HEXRADIX</obj_property>
106
-   </wvobject>
107
-   <wvobject fp_name="/e_testbed/system/eth/r_tx_start" type="array" db_ref_id="1">
108
-      <obj_property name="ElementShortName">r_tx_start[31:0]</obj_property>
109
-      <obj_property name="ObjectShortName">r_tx_start[31:0]</obj_property>
110
-      <obj_property name="Radix">HEXRADIX</obj_property>
111
-   </wvobject>
112
-   <wvobject fp_name="/e_testbed/system/eth/r_tx_pos" type="array" db_ref_id="1">
113
-      <obj_property name="ElementShortName">r_tx_pos[31:0]</obj_property>
114
-      <obj_property name="ObjectShortName">r_tx_pos[31:0]</obj_property>
92
+   <wvobject fp_name="/e_testbed/system/core/regs/r_regs[6]" type="array" db_ref_id="1">
93
+      <obj_property name="ElementShortName">[6]</obj_property>
94
+      <obj_property name="ObjectShortName">r_regs[6]</obj_property>
115 95
       <obj_property name="Radix">HEXRADIX</obj_property>
116 96
    </wvobject>
117 97
 </wave_config>
... ...
@@ -410,7 +410,7 @@
410 410
     <property xil_pn:name="Shift Register Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
411 411
     <property xil_pn:name="Show All Models" xil_pn:value="false" xil_pn:valueState="default"/>
412 412
     <property xil_pn:name="Simulation Model Target" xil_pn:value="VHDL" xil_pn:valueState="default"/>
413
-    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="50 ms" xil_pn:valueState="non-default"/>
413
+    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="1 ms" xil_pn:valueState="non-default"/>
414 414
     <property xil_pn:name="Simulation Run Time Map" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
415 415
     <property xil_pn:name="Simulation Run Time Par" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
416 416
     <property xil_pn:name="Simulation Run Time Translate" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
417 417