BlinkenArea - GitList
Repositories
Blog
Wiki
mips_sys
Code
Commits
Branches
Tags
Search
Tree:
de380fe
Branches
Tags
master
mips_sys
constraints
eth.ucf
adapt ethernet TX clock timing constraint to transmission of data on falling edge
Stefan Schuermans
commited
de380fe
at 2012-03-07 21:18:54
eth.ucf
Blame
History
Raw
NET "pin_o_eth_nrst" LOC = "D15" | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 4; NET "pin_i_eth_rx_clk" LOC = "C12" | IOSTANDARD = LVCMOS33 | TNM_NET = pin_i_eth_rx_clk; NET "pin_i_eth_rxd[0]" LOC = "G7" | IOSTANDARD = LVCMOS33 | PULLUP; NET "pin_i_eth_rxd[1]" LOC = "G8" | IOSTANDARD = LVCMOS33 | PULLUP; NET "pin_i_eth_rxd[2]" LOC = "G9" | IOSTANDARD = LVCMOS33 | PULLUP; NET "pin_i_eth_rxd[3]" LOC = "H9" | IOSTANDARD = LVCMOS33 | PULLUP; NET "pin_i_eth_rxd[4]" LOC = "G10" | IOSTANDARD = LVCMOS33; NET "pin_i_eth_rx_dv" LOC = "H10" | IOSTANDARD = LVCMOS33 ; NET "pin_i_eth_crs" LOC = "H12" | IOSTANDARD = LVCMOS33; NET "pin_i_eth_col" LOC = "G12" | IOSTANDARD = LVCMOS33 | PULLDOWN; NET "pin_i_eth_tx_clk" LOC = "E11" | IOSTANDARD = LVCMOS33 | TNM_NET = pin_i_eth_tx_clk; NET "pin_o_eth_txd[0]" LOC = "F8" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 4; NET "pin_o_eth_txd[1]" LOC = "E7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 4; NET "pin_o_eth_txd[2]" LOC = "E6" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 4; NET "pin_o_eth_txd[3]" LOC = "F7" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 4; NET "pin_o_eth_tx_en" LOC = "D8" | IOSTANDARD = LVCMOS33 | SLEW = FAST | DRIVE = 4; TIMESPEC TS_pin_i_eth_rx_clk = PERIOD "pin_i_eth_rx_clk" 40 ns HIGH 50%; TIMESPEC TS_pin_i_eth_tx_clk = PERIOD "pin_i_eth_tx_clk" 40 ns LOW 50%;
